Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add VCU118 Support #153

Open
wants to merge 4 commits into
base: main
Choose a base branch
from
Open

Add VCU118 Support #153

wants to merge 4 commits into from

Conversation

mrbilandi
Copy link

Description:

This pull request adds support for the VCU118 board by modifying several existing files and introducing new files. The changes made are primarily to the hardware constraints, scripts, and source code to enable compatibility with the VCU118.

Modified Files
- Updated timing constraints and pin configurations for compatibility with VCU118.
- Adjusted script to handle VCU118-specific constraints and processes.
- Modified implementation for generating IP blocks compatible with VCU118.
- Updated top-level design to account for VCU118 board configuration.
- Adapted DRAM wrapper to work with the memory interface on the VCU118 board.
- Modified PHY settings to match the VCU118's PHY specifications.
- Updated build process to include VCU118-specific targets and compilation flows.

New Files Added:
- Device tree source file specific to the VCU118, defining hardware resources and peripherals.
- Added VCU118 constraints file, specifying pin mappings and timing constraints for the VCU118 board.

Testing:
- Verified successful synthesis and implementation targeting the VCU118 board.
- Performed functional testing on VCU118 hardware to confirm proper operation of the DRAM interface and other peripherals.

Impact:
- Enables new platform support for VCU118 without affecting other platforms.

@CyrilKoe CyrilKoe assigned CyrilKoe and unassigned CyrilKoe Oct 8, 2024
@CyrilKoe CyrilKoe self-requested a review October 8, 2024 11:25
Copy link
Contributor

@CyrilKoe CyrilKoe left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks very much for your contribution, see a few comments here.

target/xilinx/constraints/vcu118.xdc Outdated Show resolved Hide resolved
target/xilinx/constraints/vcu118.xdc Outdated Show resolved Hide resolved
target/xilinx/constraints/vcu128.xdc Outdated Show resolved Hide resolved
vcu118 {
set_property -dict [list \
CONFIG.C0.DDR4_Clamshell {false} \
CONFIG.C0_DDR4_BOARD_INTERFACE {Custom} \
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why not choosing one of the ddr4 interfaces proposed by Vivado? This makes the constraint file less verbose.

target/xilinx/src/dram_wrapper_xilinx.sv Outdated Show resolved Hide resolved
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants